diff options
author | 2013-03-25 16:30:37 +0000 | |
---|---|---|
committer | 2013-03-25 16:30:37 +0000 | |
commit | 88a765b87fe89b56cd7457242a76f911bab5ec8e (patch) | |
tree | 128886a432390f41e3c3db8a727d7ab05f98779c /sys-power/powertop/files/powertop-2.2-cpu-add-new-Intel-cpuid.patch | |
parent | Stable for x86, wrt bug #458984 (diff) | |
download | historical-88a765b87fe89b56cd7457242a76f911bab5ec8e.tar.gz historical-88a765b87fe89b56cd7457242a76f911bab5ec8e.tar.bz2 historical-88a765b87fe89b56cd7457242a76f911bab5ec8e.zip |
Add patch from upstream for newer Intel parts.
Package-Manager: portage-2.2.0_alpha169/cvs/Linux x86_64
Manifest-Sign-Key: 0xFB7C4156
Diffstat (limited to 'sys-power/powertop/files/powertop-2.2-cpu-add-new-Intel-cpuid.patch')
-rw-r--r-- | sys-power/powertop/files/powertop-2.2-cpu-add-new-Intel-cpuid.patch | 41 |
1 files changed, 41 insertions, 0 deletions
diff --git a/sys-power/powertop/files/powertop-2.2-cpu-add-new-Intel-cpuid.patch b/sys-power/powertop/files/powertop-2.2-cpu-add-new-Intel-cpuid.patch new file mode 100644 index 000000000000..04f17a3b5e82 --- /dev/null +++ b/sys-power/powertop/files/powertop-2.2-cpu-add-new-Intel-cpuid.patch @@ -0,0 +1,41 @@ +From 6626761dec9b3d1e3053d214913f329ed27c468c Mon Sep 17 00:00:00 2001 +From: Kristen Carlson Accardi <kristen@linux.intel.com> +Date: Tue, 19 Mar 2013 16:45:47 -0700 +Subject: [PATCH] cpu: add new Intel cpuid + +update cpu to support next generation Intel core processor +--- + src/cpu/cpu.cpp | 3 +++ + 1 file changed, 3 insertions(+) + +diff --git a/src/cpu/cpu.cpp b/src/cpu/cpu.cpp +index 1eb340c..afe6a8c 100644 +--- a/src/cpu/cpu.cpp ++++ b/src/cpu/cpu.cpp +@@ -78,6 +78,7 @@ static class abstract_cpu * new_package(int package, int cpu, char * vendor, int + case 0x3A: /* IVB */ + case 0x3C: + case 0x3D: /* IVB Xeon */ ++ case 0x45: /* Next Gen Intel Core Processor */ + has_c2c7_res = 1; + ret = new class nhm_package; + break; +@@ -116,6 +117,7 @@ static class abstract_cpu * new_core(int core, int cpu, char * vendor, int famil + case 0x3A: /* IVB */ + case 0x3C: + case 0x3D: /* IVB Xeon */ ++ case 0x45: /* Next Gen Intel Core Processor */ + ret = new class nhm_core; + } + } +@@ -159,6 +161,7 @@ static class abstract_cpu * new_cpu(int number, char * vendor, int family, int m + case 0x3A: /* IVB */ + case 0x3C: + case 0x3D: /* IVB Xeon */ ++ case 0x45: /* Next Gen Intel Core Processor */ + ret = new class nhm_cpu; + } + } +-- +1.8.1.2 + |